Development of Flexible Hybrid Electronics


Reading time ( words)

Introduction

Flexible hybrid electronics (FHE) refers to a category of flexible electronics that are made through a combination of traditional assembly process of electronic components with high-precision ink printing technologies . By integrating silicon components with printed inks and flexible substrates, FHE will revolutionize the IoT and wearable industries. With FHE, designers can create a heterogeneous electronic system that can be fully integrated with different sensors, lighter in weight, more cost effective, more flexible and conforming to the curves of a human body or even stretchable across the shape of an object or structure—all while preserving the full functionality of traditional electronic systems.

The FHE industry is still in the early stages of development, and a variety of design, material, assembly and reliability issues need to be addressed. For example, electrical interconnections formed with conductive adhesives may not be as conductive or reliable as compared to conventional solder assembly. Typical polymer-based conductive inks are not as conductive as the etched copper used to make circuit boards and they are mostly not readily solderable. Additionally, commercially available stretchable thermoplastic-based film substrates have relatively low heat resistance and cannot withstand the current lead-free reflow process temperatures.

This article will present a hybrid manufacturing process to manufacture FHE systems with a two-layer interconnect structure utilizing screen printing of silver conductive ink, filled microvias to connect ink traces at the different layers, and use of the traditional reflow process to attach the semiconductor chips to the printed substrates.

Experimental

This study is to convert a rigid multilayer wearable development platform into a flexible one using printed conductive ink and flexible substrate. The current rigid platform contains two active semiconductor components and dozens of passive devices. The largest component is the microprocessor chip. Figure 1 shows the footprint for the microprocessor chip. It is an LGA package with 8X8 array and 64 I/Os. The pad size is 250 mm and the pitch is 400 mm, which leaves the space between pads at 150 mm.

To read this entire article, which appeared in the July 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Eliminating ‘Garbage In, Garbage Out’ With Checks and Balances

03/26/2021 | Nick Barbin, Optimum Design Associates
The proverbial saying “garbage in, garbage out” holds true in the electronic product development world. PCB designers stand squarely in the middle of a busy information intersection flowing with inputs and outputs. Missing or bad information at the beginning of a design project will undoubtedly lead to board re-spins, increased costs, and most importantly, a delayed product release. The same can be said about the PCB designer who doesn’t provide a fully checked and comprehensive data package to the downstream manufacturers, i.e., “throwing it over the fence.”

Altium Introduces New Subscription Model

02/25/2021 | Andy Shaughnessy, Design007
Andy Shaughnessy chats with Lawrence Romine about Altium’s new subscription model for their Altium 365 platform. They discuss what this means for existing and future Altium customers, and some of the drivers leading to this development, including evolving use patterns among customers during the pandemic.

Seven Tips for Your Next Stackup Design

02/01/2021 | Eric Bogatin, University of Colorado, Boulder
Rarely do we have the luxury of designing a board just for connectivity. When interconnects are not transparent, we must engineer them to reduce the noise they can generate. This is where design for signal integrity, power integrity and EMC—collectively high-speed digital engineering—are so important. Eric Bogatin offers seven tips for stackup design.



Copyright © 2021 I-Connect007. All rights reserved.